ELECTRONIC CIRCUITS II EE338K

INDEX

amplifier

A-box	4
current2,	3
differential op-amp 1	5
differentiating1	6
instrumentation1	5
integrating1	5
inverting 1	4
inverting voltage	3
non-inverting2, 14, 1	5
non-inverting voltage 3,	4
single-supply 1	4
transconductance2,	3
transresistance2,	3
β-box	4
astable multivibrator 1	7
asymptotic gain	3
band pass filter 1	6
beta	4
BiCMOS1	2
BJT	
h parameters	7
input stages	7
models	7
second stages	9
capacitor	
voltage and current 1	8
CCCS amplifier2.	3
CCVS amplifier	3
closed loop gain	3
CMOS	2
CMRR common mode	
rejection ratio	8
common mode	
rejection ratio	8
transconductance	8
conductance	
current source	7
darlington	7
source	7
corner frequencies	5
current mirror	7
current mirrors	7
D desensitivity factor	4
darlington	
conductances	7
second stage	9
<i>dB</i> decibels	8
decibel conversion 1	8
decibels	2
depletion-type 1	2
desensitivity factor	4
differential	
BIT input stage	7
on-amp amplifiers 1	5
differential amplifier	5

differentiator16
distortion 6, 11
dominant frequency corner 9
drain current 11
emitter-coupled logic10
enhancement-type 12
equivalent input noise 14
feedback
affaat on aarman
frequencies 5
frequencies
effect on frequency
response4
effect on gain4
effect on input impedance
5
effect on output
impedance5
modeling
topologies2
feedback topologies 2
f. dominant frequency corner
<i>J_h</i> dominant frequency corner
f small signal handwidth 10
<i>J_{hf}</i> small signal bandwidth 10
niters 15
band pass16
high pass16
low pass16
f_{max} maximum frequency 10
forward transconductance7
differential input8
MOSFET 12
frequency
corner 5
frequency compensation 6
frequency corner 6
fraguency contention of
inequency response
with feedback
full power bandwidth 10
function generator17
<i>g</i> source conductance7
gain
JFET differential input
stage11
MOSFET input stage 12
gain error4
gain margin2
g _{cm} common mode
transconductance
a darlington conductance 7
a, forward transconductance
δf for ward transconductance 7 o
g _{fmax} torward
transconductance
g_{fmax} maximum forward
transconductance
JFET11

differential input......8

g_i input transconductance 7
g_o current source
conductance7
<i>h</i> parameters7
harmonic distortion
FJET 11
high pass filter 16
<i>I_n</i> drain current 11
ideal on amp 18
i avaga or flicker poise 12
<i>l_{ex}</i> excess of micker noise. 15
impedance
differential input
effect of feedback5
how to determine 18
input, effect of feedback 5
Ziso, Zipo, Zoso, Zopo. 6
i_n noise due to current 13
inductor
voltage and current 18
input transconductance 7
instrumentation amplifier 15
integrator 15
<i>I_s</i> scale current
JFET 10
forward transconductance
harmonic distortion 11
JFET model 10
JFET output admittance 11
<i>L</i> loop gain 4
lead-lag compensation 6
leaky integrator 16
I M351 11
logia
DIT 10
DJ1 10
loop gain 4, 5
maximum forward
transconductance
JFET 11
maximum frequency 10
Miller effect9
Miller theorem18
MOSFET11
depletion 12
drain current 12
enhancement 12
saturation 12
threshold voltage 12
unesholu voltage 12
triode region 12
multivibrator
astable 17
NF noise figure13
noise13
at the output 13
bandwidth 13

 g_i darlington conductance . 7

due to current 13
equivalent input 14
excess or flicker 12, 13
shot or Schottky 13
thermal13
thermal or Johnson 13
noise figure 13
noise referral 13. 14
normalized input voltage. 10
offset voltage 14
op amp
ideal 18
open loop gain 3
oscillator
Wein bridge 17
oscillators 17
parallel input 2
phase lag compensation 6
phase manain
phase reversal
determining the frequency
saturation
MOSFET 12
scale current 9
series input2
signal to noise ratio 13
slew rate 10
small signal bandwidth 10
SNR signal to noise ratio. 13
source conductance7
thermal noise 13
transfer characteristic 10, 11
transfer function 4
triode region 12
unity gain crossover
frequency
VCCS amplifier 2.3
VCVS amplifier 2, 3, 4
V_{in} normalized input voltage
10
V thermal noise 13
V_n input noise 13
v_{ni} input noise
voltage offset
V offset voltage
Wein bridge agaillaton 17
Widlen current course 7
Wilson automatic and a 7
with son current mirror /
r_{fs} slope of FE1 transfer
characteristic 11
Y_{os} JFE1 output admittance
β-box

FEEDBACK TOPOLOGIES						
AMPLIFIER TYPE	INPUT	FED BACK AS	OUTPUT	MONITORS	Z _{IN}	Z _{OUT}
VCVS Voltage controlled voltage source, inverting	parallel	current	parallel	voltage	0	0
VCVS Voltage controlled voltage source, non-invert.	series	voltage	parallel	voltage	8	0
CCVS Current controlled voltage source	parallel	current	parallel	voltage	0	0
VCCS Voltage controlled current source	series	voltage	series	current	8	∞
CCCS Current controlled current source	parallel	current	series	current	0	~

Parallel input – input signal always goes into the negative input Series input – input signal always goes into the positive input

MORE TERMINOLOGY

- **Gain margin** is the number of decibels the loop gain magnitude is below 0 dB at the frequency of phase reversal. 10 dB is considered safe.
- **Phase margin** is the number of degrees the loop gain phase change is short of phase reversal at the frequency at which the magnitude of the loop gain is unity. 45° or more is considered safe.

AMOUNT OF FEEDBACK

feedback (dB) =
$$20 \log_{10} \frac{A}{A_f}$$

= $20 \log_{10} |A|$ - $20 \log_{10} |A|$

= open loop gain [dB] - closed loop gain [dB]

FEEDBACK TOPOLOGIES

Four of the amplifier types described in more detail on the following page provide us with a complete set of the possible arrangements or **topologies** obtainable in a feedback system.



OP AMP FEEDBACK CIRCUITS

- $A_{f^{\infty}}$ denotes **asymptotic gain** and means voltage across the inputs and current into the inputs are zero, $A \rightarrow \infty$.
- A_f denotes **closed loop gain**, called *finite A*, and takes into account the small voltage across the inputs $V_{out} = A(V_+ - V_-)$
- A denotes **open loop gain** and is the op amp gain, typically about 10^5 .



If A is very large then $V_{out} = V_{ref}$

VCVS – NON-INVERTING VOLTAGE AMPLIFIER

provides an output voltage proportional to the input voltage. Series, hi-Z input; parallel, lo-Z out.



We approach asymptotic conditions if $A >> \frac{R_1 + R_f}{R_1}$

VCVS - INVERTING VOLTAGE AMPLIFIER Provides an output voltage that is proportional but of opposite polarity to the input voltage. Parallel, Io-Z input; parallel, Io-Z out.



CCVS - TRANSRESISTANCE AMPLIFIER Current-

controlled voltage source. The output voltage is proportional to the input current. Parallel, Io-Z input; parallel, Io-Z out.



 z_{in} is typically less than 1 Ω

VCCS - TRANSCONDUCTANCE AMPLIFIER Voltage-

controlled current source. The output current is proportional to the input voltage. Series, hi-Z input; series, lo-Z out.



We approach asymptotic conditions if $A >> \frac{R_1 + R_L}{R_1}$

CCCS - CURRENT AMPLIFIER Provides a current output proportional to input current. Parallel, Io-Z input; series hi-Z output.



GAIN ERROR

$$E\% \equiv \frac{\left(A_{f\infty} - A_{f}\right)}{A_{f\infty}} \times 100 = \frac{100}{1 - L} \quad [\%]$$

A BOX - **b** BOX MODELING

The A box models the op amp and the b box models the feedback circuit as an ideal amplifier. The system shown models a non-inverting voltage-controlled voltage source topology (series input, parallel output), which is the most commonly used. This configuration is the basis for much discussion to follow.



D DESENSITIVITY FACTOR

feedback has the effect of *desensitizing* the gain of the system to changes in the A box gain (see *FEEDBACK AND GAIN*). Input and output impedance are also affected by a factor of *D* with the application of feedback. The desensitivity factor appears in many formulas as $1+\beta A$

 $D = 1 + \beta A$ = 1 - L A = open loop gain $\beta = b \text{ box gain}$ L = loop gain (a negative value)

b BETA and L LOOP GAIN

When the feedback circuit is thought of as a separate amplifier as shown in the A-box/ β -box schematic, β is the **gain** of the feedback circuit. The value of β is normally less than one, and the small feedback signal is combined with the input signal 180° out of phase, which effectively reduces the gain of the amplifier (among other consequesces). *L* is called the **loop gain** and represents the amplifier gain once through the A-box/ β -box loop. The value of *L* is always a negative number.

$I = \mathbf{h} \mathbf{A}$	A = open loop gain or A box gain
$L = -\boldsymbol{D}A$	β = b box gain
=1-D	L = loop gain (a negative value)
	D = desensitivity factor

FEEDBACK AND GAIN

The formula for closed loop gain of the A box - β box shown previously can be rewritten as follows:

$$A_f = \frac{v_{out}}{v_{in}} = \frac{1}{\frac{1}{A} + \boldsymbol{b}}$$

With the value of *A* very large and the value of β somewhat less than one, the term 1/A will be much smaller than β . Therefore, with the use of feedback, the value of the gain *A* of the op amp (A box) now has little impact on the overall gain of the circuit.

FEEDBACK AND FREQUENCY RESPONSE

As shown below, feedback has the effect of extending the bandwidth by a factor of $1+\beta A$. However, since the gain is reduced by a factor of $1+\beta A$, the net result is that the gain bandwidth product remains constant, feedback or not.

$$A_f(j\omega) = \frac{1}{\frac{1}{A(j\omega)} + \beta}$$

Transfer function for an A box with one high frequency corner:

$$A(j\omega) = \frac{A_0}{1 + j\frac{f}{c}}$$

 f_H Adding feedback has the following effect:

$$A_{0f}(j\omega) = \frac{A_0}{1 + \beta A_0}$$
$$f_{Hf} = (1 + \beta A_0)f_H$$
$$f_{Lf} = \frac{f_L}{1 + \beta A_0}$$

 $1 + \beta A_0$

 A_f (j ω)= closed loop gain (sinusoidal steady state response) A =open loop or A-box gain A_0 = open loop passband gain A_{0f} = closed loop gain in the passband $\beta = b$ box gain f =frequency [Hz] f_H = high corner frequency, the frequency at which the gain has dropped 3 dB below the passband gain without feedback [Hz] f_{Hf} = high corner frequency, with feedback [Hz] f_L = low corner frequency [Hz] f_{Lf} = low corner frequency, with feedback [Hz]

FEEDBACK WITH MULTIPLE CORNER FREQUENCIES

Transfer function for an A box with n high frequency corners occurring at the same frequency:

$$A(j\omega) = \frac{A_0}{\left(1 + j\frac{f}{f_H}\right)^n}$$

with 1 low freq. corner:

$$A(j\omega) = \frac{A_0}{\left(1 - j\frac{f_L}{f}\right)}$$

Finding the **frequency of phase reversal** f_0 for the first function above:

$$-180^\circ = -n \tan^{-1} \left(\frac{f_0}{f_H} \right)$$

 A_0 = open loop gain in the passband A_{0f} = closed loop gain in the passband $\beta = \beta$ -box gain f =frequency [Hz] f_0 = frequency of phase reversal [Hz] f_H = high corner frequency, the frequency at which the gain has dropped 3 dB below the passband gain [Hz] f_L = low corner frequency [Hz] n = number of high frequency corners at a single frequency f_0 [Hz]

(sinusoidal steady

state response)

A = open loop gain

Transfer function for an A box with 3 high frequency corners occurring at different frequencies:

$$A(j\omega) = \frac{A_0}{\left(1 + j\frac{f}{f_{H1}}\right)\left(1 + j\frac{f}{f_{H2}}\right)\left(1 + j\frac{f}{f_{H3}}\right)}$$

IMPEDANCE

FEEDBACK AND INPUT IMPEDANCE

This applies to the A box - β box voltage amplifier circuit shown previously. Note that the addition of feedback in the circuit results in an increase in input impedance by a factor of $(1+\beta A)$.

	Z_{inf} = input impedance with
$Z - \frac{V_{in}}{V_{in}}$	feedback [Ω]
$L_{inf} = \frac{1}{I}$	Z_{inA} = input impedance without
$= Z_{inA}(1 + \boldsymbol{b}A)$	feedback [Ω]
	A = open loop gain
	$\beta = \beta$ -box gain

FEEDBACK AND OUTPUT IMPEDANCE

This applies to the A box - β box voltage amplifier circuit shown previously. Note that the addition of feedback in the circuit results in a reduction of output impedance by a factor of $(1+\beta A)$.

$$Z_{out f} = \frac{V_{out o/c}}{I_{out s/c}}$$

$$= \frac{Z_{out A}}{1 + \boldsymbol{b}A}$$

$$Z_{out f} = 0$$

$$Z_{out A} = 0$$

$$Z_{out$$

L FINDING LOOP GAIN

1) Model the op amp like this:



- If the circuit is parallel input (signal enters negative op amp input) convert the input source to a Norton equivalent. If this circuit is series input, use a Thèvenin equivalent source.
- 3) Redraw the circuit using 1) and 2).
- 4) Separate the circuit by breaking the feedback loop, usually on the output side of the feedback resistor.
- 5) Find the Thèvenin equivalent of the output half of the circuit from the perspective of the point at which the circuit was broken in 4). Replace (v_+-v_-) with v_t .
- 6) Turn off the input source and simplify the input half of the circuit, preserving the nodes v₊ and v₋, corresponding to the op amp inputs, and label the voltage between them v_d.
- 7) Redraw the circuit using 5) and 6), reconnecting the two halves.
- 8) Using voltage division, find an equivalent expression for v_d . Solve this expression for v_d/v_t . This is the loop gain *L* and should be negative.

IMPEDANCE with Z_{ISO} , Z_{IPO} , Z_{OSO} , and Z_{OPO}

$$\label{eq:ziso} \begin{split} & \text{for series input amplifiers (the input signal is going into the$$
positive $input), the impedance with the input source removed as seen looking into <math display="inline">R_{gen}$, and takes both R_{gen} and R_o into account.

$$Z_{in} = (1 - L)Z_{iso} - R_{gen}$$

 $Z_{ipo} \quad \mbox{for parallel input amplifiers (the input signal is going into the$ **negative** $input), the impedance with the sources off and takes both <math display="inline">R_{gen}$ and R_{o} into account.

$$Z_{in} = \frac{1}{\frac{1-L}{Z_{ipo}} - \frac{1}{R_{gen}}}$$

$$Z_{out} = (1 - L)Z_{oso} - R_L$$

$$\label{eq:constraint} \begin{split} \boldsymbol{Z_{opo}} & \text{for parallel output amplifiers } (R_L \text{ connects to ground}), \\ & \text{the impedance with sources off as seen looking} \\ & \text{through into the output terminals with } R_L \text{ in place and} \\ & \text{taking } R_o \text{ and } R_{gen} \text{ into account.} \end{split}$$

$$Z_{out} = \frac{1}{\frac{1-L}{Z_{opo}} - \frac{1}{R}}$$

The use of Z_{iso} , Z_{ipo} , Z_{oso} , and Z_{opo} permit impedance calculations for amplifiers whose gain is affected by the input and output loads. Note that the word "sources" used here refers to the input source and to voltage source *A* inside the op amp. Refer to previous section for finding loop gain *L*.

FREQUENCY

OP AMP FREQUENCY RESPONSE

There are no coupling capacitors or bypass capacitors in an op amp, so there are no low frequency corners. That is, the passband gain extends all the way to DC.

There are several high frequency corners, but one of them (due to Cc) is very much lower than the other corners

 f_u is the unity gain crossover frequency, see page 9.



FREQUENCY COMPENSATION to achieve AMPLIFIER STABILITY

- An amplifier is unstable if 180° phase reversal occurs at a frequency where the gain is 1 V/V or greater. Viewed on a Nyquist plot, this situation occurs when the plot encircles the point (-1, 0). Oscillation will occur. There are several ways to stabilize the amplifier:
- 1. **Gain reduction** Reduce the overall gain to obtain a gain margin of 10 dB at the frequency of phase reversal.
- 2. **Phase Lag compensation** Keep all the gain magnitude and sacrifice bandwidth. This is done by adding an additional high frequency corner—at a very low frequency. This method is used when none of the existing corners can be lowered, as in an op amp where circuitry is internal.

Original Loop Gain Transfer Function:

$$-L(j\omega) = \frac{K}{\left(1 + j\frac{f}{10^6}\right)^3}$$

Phase-Lag compensated Loop Gain Transfer Function:

$$-L(j\omega) = \frac{K}{\underbrace{\left(1+j\frac{f}{10}\right)}_{\text{Added frequency}} \left(1+j\frac{f}{10^6}\right)^3}$$

3. Lead-lag method – Reduce the frequency of the lowest frequency corner. This raises the bandwidth by an amount equal to the difference between the two lowest corners (previous to compensation). This can be the most effective method, but is useless if the two corner frequencies are identical.







The forward transconductance varies with the offset voltage and is at a maximum (g_{fmax}) when the offset voltage is zero.

$$g_{f} \equiv \frac{\partial I_{C}}{\partial V_{BE}}$$
$$g_{f} = g_{m} = \frac{I_{C}}{V_{T}}$$

 g_f = forward transconductance [A/V] I_C = collector current [A or mA] V_i = differential input voltage [V] V_{BE} = base to emitter voltage [V] V_T = thermal voltage, typically 26 mV

g_i INPUT TRANSCONDUCTANCE

The conductance looking into the input.

$$g_{i} \equiv \frac{\partial I_{B}}{\partial V_{BE}}$$

$$g_{i} = \text{input transconductance [A/V]}$$

$$h_{ie} = \text{ratio of thermal voltage to base}$$

$$current [\Omega]$$

$$I_{B} = \text{base current [A]}$$

$$V_{i} = \text{differential input voltage [V]}$$

$$V_{BE} = \text{base to emitter voltage [V]}$$

$$V_{T} = \text{thermal voltage, typically 26 m}$$

g SOURCE CONDUCTANCE

The conductance looking into the collector. $g = \frac{I_C}{V_A}$ g = source conductance [A/V] $I_C = \text{collector current [A]}$ $V_A = \text{Early voltage [V]}$

g_o CURRENT SOURCE CONDUCTANCE

The parallel conductance used to model the imperfection of a constant current source.



CURRENT MIRRORS





BJT INPUT STAGES



#1 IMPROVED BJT INPUT STAGE

Collector resistors are replaced with a current mirror in this differential BJT input stage.



#2 IMPROVED BJT INPUT STAGE

Differential BJT input stage with **active loads**, shown with darlington second stage. The addition of T_5 in the current mirror reduces the base current to T_6 by approximately a factor of β . DC currents are shown, and are approximate.



DIFFERENTIAL INPUT GAIN $A_{1} = \frac{2g_{f \max}}{g_{2} + g_{4} + g_{i darl}} = \frac{2 \times \frac{I_{C2}}{2V_{T}}}{\frac{I_{C2}}{V_{A}} + \frac{I_{C4}}{V_{A}} + \frac{I_{B 1st darlington}}{2V_{T}}}$

$Z_{in \, diff} \, \begin{array}{c} \text{DIFFERENTIAL INPUT IMPEDANCE} \\ \hline \\ Z_{in \, diff} = 2h_{ie} = \frac{4(\beta+1)V_T}{I_Q} \end{array}$

g_{f} , $g_{f max}$ FORWARD TRANSCONDUCTANCE of a DIFFERENTIAL INPUT AMPLIFIER

The **differential input amplifier** can be thought of as a transconductance amplifier (VCCS).

g_f = forward transconductance [A/V or mA/V]
I_C = collector current [A or mA]
V_i = differential input voltage [V]
V_T = thermal voltage, typically 26 mV
$\alpha = \beta/(\beta+1)$ ratio of collector current to emitter current.
I_O = differential current source [A or
mA]

g_{cm} COMMON MODE TRANSCONDUCTANCE of a DIFFERENTIAL INPUT AMPLIFIER

The **differential input amplifier** can be thought of as a transconductance amplifier (VCCS).







2nd STAGE GAIN (DARLINGTON PAIR)

Referring to the circuit diagram above, the second stage consists of T_6 and T_7 in a darlington configuration which is associated with the $g_{f darl}$ term. The output also uses darlington pairs for the positiveand negative-going signals. This is the reason for squaring the $(\beta+1)$ term.

$$A_{2} = -g_{f \, darl} R_{CE \, load} = -g_{f \, 6,7} \left\{ \left[(\beta + 1)^{2} R_{L} \right] \right\| \frac{1}{g_{7}} \right\}$$
$$A_{2} = -\frac{\widetilde{\alpha I}_{Q}}{2V_{T}} \left\{ \left[(\beta + 1)^{2} R_{L} \right] \right\| \frac{\widetilde{V}_{A}}{\alpha I_{Q}} \right\}$$
Resistive load placed on 2nd stage by output stage.

see Darlington Conductances on page 7.

2nd STAGE GAIN (SINGLE TRANSISTOR) as in the LM 351 on p 11. $A_{2} = -g_{f5}R_{CE \ load} = -\frac{I_{C5}}{|V_{P}|} \left\{ \left[(\beta_{7} + 1)R_{L} \right] \right\| \frac{1}{g_{5}} \right\}$ $= -\frac{\beta_5 I_Q}{(\beta_5 + 2)|V_P|} \left\{ \left[(\beta_7 + 1)R_L \right] \right\| \frac{V_{ABJT}}{\beta I_Q / (\beta + 2)} \right\}$

C_{mi} MILLER EFFECT CAPACITANCE

 f_H DOMINANT FREQUENCY CORNER The Miller Effect capacitance in stage two of the threestage op amp is responsible for the dominant (lowest) high frequency corner of the op amp. Other corners are present but are too high to be of concern. C_{mi} = Miller capacitance [F] C C(1) \mathbf{V}

$$C_{mi} = C_{C}(1-K)$$

$$K = A_{2}$$

$$f_{H} = \frac{1}{2\pi C_{mi}R_{mi}}$$

$$C_{C} = \text{Miller effect}$$

$$f_{H} = \text{the dominant (lowest)}$$

$$high frequency corner$$

$$[Hz]$$

$$A_{2} = \text{gain of the second}$$

$$stage$$

$$R_{mi} = \text{Miller resistance [\Omega]}$$

f_{μ} UNITY GAIN CROSSOVER FREQUENCY or GAIN BANDWIDTH PRODUCT

The unity gain crossover frequency is the (high) frequency at which the gain has fallen to one. g_{fmax} = maximum forward

$$f_u = \frac{g_{f \max}}{\pi Cc} = A_0 f_H$$

for small signals (don't use):

Gain can be expressed as a

function of f_u . Yes, it is 90°

out of phase due to f_H being

 $\frac{V_{out}}{V_{in}} = j \frac{f_u}{f}$

at around 5 Hz.

 $f_u = \frac{I_Q}{4\pi V_T Cc} = \frac{SR\alpha}{4\pi V_T}$

 A_0 = open loop passband gain

capacitance [F]

[A/V] C_C = Miller effect

transconductance

 f_H = the dominant (lowest) high corner frequency (in this case it is associated with capacitance C_C [Hz]

 V_T = thermal voltage, typically 26 mV SR = slew rate [V/s]

Is SCALE CURRENT

The scale current or saturation current is proportional to the junction area and affects the value of V_{BE} . Scale current is strongly affected by temperature, as a rule of thumb doubling for every 5°C rise in temperature. BJT saturation occurs when the transistor is unable to provide a collector current of βI_{B} , either because the base current is too high or the voltage supply is too low (my definition). The collector to emitter voltage in saturation is typically about 0.2V.

$$\begin{split} \hline{I_E} &\simeq I_S e^{V_{BE}/V_T} \\ I_E &= I_S (e^{V_{BE}/V_T} - 1) \\ \ln \frac{I_E}{I_S} &= \frac{V_{BE}}{V_T} \end{split} \begin{array}{l} I_E &= \text{emitter current [A or mA]} \\ I_S &= \text{scale current or saturation current} \\ [A or mA] \\ V_{BE} &= \text{base to emitter voltage [V]} \\ V_T &= \text{thermal voltage, typically 26 mV} \\ \text{at room temperature} \end{split}$$

SR SLEW RATE

The **slew rate** is the **maximum rate of change** of the output voltage, or how fast the output voltage changes in response to a large step at the input.

$$SR = \frac{I_Q}{C_C}$$

SR = output voltage rate of change [V/s] I_Q = bias current [A]

 C_C = Miller effect capacitance [F]

FPBW FULL POWER BANDWIDTH

The **full power bandwidth** is the highest frequency at which a rail to rail output is available without distortion.

$$FPBW = \frac{SR}{2\boldsymbol{p}V_{RAIL}}$$

SR = slew rate; output voltage rate of change [V/s] V_{RAIL} = the maximum voltage to which the output may be driven, usually about 2 volts less than the supply

voltage [V]

f_{max} **MAXIMUM FREQUENCY**

The **maximum frequency** without **slew rate distortion** for a sinewave output signal of V_p volts. Slew rate distortion occurs when the rate of change of the output voltage attempts to exceed the slew rate (the maximum rate of the change of the output voltage). The maximum rate of change of a sine wave occurs when the voltage crosses zero. So for a sine wave of frequency *f* and peak amplitude V_p , $(V_n \sin 2\pi ft)$, the rate of change at any time in the cycle

is given by $\frac{dV_0}{dt} = 2\pi f V_p \cos 2\pi f t$. The slope of this signal will

have its maximum amplitude when the cosine term becomes ± 1 .

 $f_{\text{max}} = \frac{SR}{2\pi V_p}$ $f_{\text{max}} = \frac{SR}{2\pi V_p}$

f_{Hf} SMALL SIGNAL BANDWIDTH

Since the **gain bandwidth product** remains constant, the application of feedback reduces the gain and increases the bandwidth by the same factor of $(1+\beta A_0)$.

	f_{Hf} = small signal bandwidth, or
$f_{} = (1 + \beta A_{0}) f_{}$	high frequency corner
$J_{Hf} = (1 - P_{I} + 0) J_{H}$	with feedback [Hz]
where $\beta = \frac{R_1}{R_1}$	β = b box gain
$P = R_1 + R_f$	A_0 = open loop gain in the
Add R to $R_{\rm c}$ if present)	passband
	$f_H = f_u / A_0$ high freq. corner [Hz]

Vin NORMALIZED INPUT VOLTAGE

The input voltage is normalized to unity to use in plotting normalized emitter/drain currents versus normalized input voltages in a **differential amplifier**.

$$V_{iN} = \frac{V_i}{V_P} \sqrt{\frac{I_{DSS}}{I_Q}}$$

 V_i = differential input voltage [V] V_P = peak output voltage [V] I_{DSS} = drain to source scale current or saturation current? [A] I_Q = bias current [A]

EMITTER COUPLED LOGIC

With v_R taken to be a reference, the circuit below functions as an inverter with input v_I and output v_{01} . The advantage to this circuit is that the collector currents (one or the other) become saturated without much charge on the base, permitting fast operation

$$i_{C1} = I_{S} e^{(v_{I} - v_{E})/V_{T}} \quad i_{C2} = I_{S} e^{(v_{R} - v_{E})/V_{T}} \text{ where } V_{T} = \frac{kT}{q}$$









 $-V_{EE}$

- very high Z_{in} (up to $10^{15}\Omega$)
- reasonable f_u and slew rate
- high offset voltages (tens of mV)
- high noise
- vulnerable to static electricity



This is much different from BJT saturation as it occurs when the gate voltage is low. The MOSFET is in saturation when the gate voltage is less than the sum of the drain-to-source voltage and the threshold voltage.

Saturation:Triode region: $v_{GS} < v_{DS} + V_t$ $v_{GS} \ge v_{DS} + V_t$

Tom Penick tom@tomzap.com www.teicontrols.com/notes 5/6/2003 Page 12 of 19

NOISE – Any unwanted signal

Electronic noise is the type of noise we will study. It can be minimized but not eliminated.

Noise referral is the practice of quantifying by determining the level of noise at the input that would produce the amount of noise in question. (refer to document NoiseReferral.pdf)

Shot noise (Schottky noise) is due to a random number of carriers participating in current flow across a p-n junction. This is a white noise, meaning it has a uniform power spectral density (noise power per hertz). Base current has a shot noise component.

Thermal noise or Johnson noise occurs in resistors and is due to the thermal aggitation of free electrons in the resistor material. Net movement is zero but at times electrons are moving one way or the other. Thermal noise is also white noise.

Excess noise or flicker noise occurs in resistive material when a DC current flows through it. It is in excess of thermal noise.

i_n NOISE COMPONENT and BANDWIDTH

The noise component of an average current I_0 is given by

$$i_n = \sqrt{2qI_QB}$$
$$B = \frac{\pi}{2}f_H$$

 $i_n = \text{noise} \left[\mathbf{A} / \sqrt{\mathbf{Hz}} \right]$ $q = \text{electron charge } 1.602 \times 10^{-19} \text{ C}$ I_{O} = differential amplifier supply current [A] *B* = the subsequent **noise bandwidth**

which follows in the amplifier [Hz]

V_n THERMAL NOISE

Occurs in resistors due to the thermal agitation of free electrons

$$V_n = \text{thermal noise } [V_{\text{rms}}]$$

$$k = \text{Boltzman's constant } 1.38 \times 10^{-23} \text{ J/K}$$

$$T = \text{temperature } [\text{K}]$$

$$R = \text{resistance } [\Omega]$$

$$B = \text{the subsequent noise bandwidth}$$

which follows in the amplifier [Hz]

Vni TOTAL BJT NOISE IN A DIFFERENTIAL PAIR

Occurs in BJT transistors due to thermal noise in the base spreading resistance and shot noise in the collector current (referred to the input).

$$V_{ni} = \sqrt{\underbrace{8kTr_{bb'}}_{\text{base spreading}} + \underbrace{16V_T^2(q/\alpha I_Q)}_{\text{shot noise referred to input}}$$

 V_{ni} = (BJT) differential input noise [$\mathbf{V} / \sqrt{\mathbf{Hz}}$]

 $r_{bb'} = r_x$ base spreading resistance [Ω]

 V_{ni} **FET INPUT NOISE** Occurs in FET transistors due thermal noise in the channel

$$V_{ni} = \sqrt{4kT\left(\frac{2}{3Y_{fs}}\right)}$$

 V_{ni} = (FET) input noise [v/\sqrt{Hz}] Y_{fs} = maximum forward transconductance [A/V]

 i_{ex} EXCESS NOISE Excess noise or flicker noise occurs in resistive material when a DC current flows through it. It is in excess of thermal noise. It is dependent on the type of resistive material and varies with frequency. It is normally measured (not calculated).

 $i_{ex} = \sqrt{\frac{KI_{DC}B}{f}}$ K = a constant, dependent on material $I_{DC} = \text{ current in the resistor [A]}$ B = the subsequent noise bandwidth

(which follows in the amplifier [Hz]

NF NOISE FIGURE

The ratio of total noise (referred to the input) to the noise due to the impedance of the input device (R_{o}) .

$$NF = 10\log_{10}\frac{V_a^2}{4kTR_g}$$

NF = noise figure [dB] V_a^2 = equivalent input noise squared $[V^2/Hz]$ k = Boltzman's constant1.38×10⁻²³ J/K T = temperature [K] R_g = source impedance [Ω]

$V_{no}\,$ NOISE VOLTAGE AT THE OUTPUT

The noise level at the output, assuming uniform spectral noise density and given the noise bandwidth.

$$V_{no} = V_a \sqrt{B}$$

 V_{no} = noise voltage at the output [V] V_a = equivalent input noise squared $\left[V / \sqrt{Hz} \right]$ B = noise bandwidth [Hz]

SNR SIGNAL TO NOISE RATIO

 $SNR = 20\log_{10}\frac{V_s}{V}$

 $NF = SNR_i - SNR_o$

NOISE REFERRAL

All noise in the amplifier system is converted to an **equivalent input noise**, i.e. the level of noise at the input which would result in the level of noise under study. The example below shows how to refer the noise in resistor R_1 to an equivalent input noise.

 V_{neqR1} is multiplied by the gain of the amp to give the noise at the output. Likewise, V_{nR1} (the noise in R_1) sets up a current through R_1 and goes to ground at the op amp input (asymetric conditions). Since this $V_{neqR1} \underbrace{\frac{R_g}{r_s}}_{V_{neqR1}} \underbrace{\frac{R_g}{r_s}}_{R_1} \underbrace{\frac{V_{out}}{r_s}}_{R_1} \underbrace{\frac{V_{out}}{r_s}}_{R_1} \underbrace{\frac{V_{out}}{r_s}}_{R_1} \underbrace{\frac{V_{out}}{r_s}}_{R_1} \underbrace{\frac{R_1 + R_f}{R_1}}_{R_1} = V_{out} = -\frac{R_f}{R_1} V_{nR1}$

current cannot flow into the op amp, it flows through $R_{\rm f}$, developing a voltage at the output. Although this voltage will be negative, it may be considered positive since it will be squared later. Refer to Thermal Noise to calculate V_{nR1} .

SINGLE-SUPPLY AMPLIFIERS

INVERTING

The inverting amplifier has less noise than the non-inverting amplifier due to the lower value (1k) of resistors that bring the DC input level to mid-supply, and the fact that the capacitor connected to their midpoint shunts noise to ground. The main consideration in sizing these would be current drain.



NON-INVERTING

This amplifier is very noisy due to the two $1M\Omega$ resistors that are used to bring the DC input level to mid-supply. Reducing the value of these resistors would lower the input impedance.



VOLTAGE OFFSET

FINDING THE VOLTAGE OFFSET

It is desired that the output voltage be zero in the absence of an input signal. Factors conspiring against this are rated in terms of

- Vos input offset voltage,
- $\textbf{\textit{I}}_{\textbf{\textit{B}}}$ input bias current $(\textbf{\textit{I}}_{\textbf{\textit{B}}\text{-}} + \textbf{\textit{I}}_{\textbf{\textit{B}}\text{+}})/2$
- I_{O} input offset current $|I_{B-} I_{B+}|$

To find the resulting output voltage offset, a model is created and the effect of the three inputs, V_{os+} , I_{B+} , & I_{B-} , on the output is calculated. To find the **worst case**, the offset voltage source and the larger of the two current sources are applied to the input where they will do the most harm. For both the inverting and non-inverting amplifiers, this seems to be the **positive input**, provided that it is not tied to ground.



DIFFERENTIAL OP-AMP AMPLIFIERS



INSTRUMENTATION AMPLIFIER

This type of amplifier has high gain (10^5 or so) and high common mode rejection ratio (> 100 dB) for the amplification of very weak signals. Gain can be controlled by the value of R_1 .



FILTERS



LEAKY INTEGRATOR

The leaky integrator is a 1st order low-pass filter. The order of a filter refers to the order of the polynomial in the denominator of the transfer function and usually corresponds to the number of frequency elements, in this case, one capacitor.



DIFFERENTIATOR

There is lagging phase shift in addition to the op amp's phase shift, so phase reversal can occur when loop gain is less than 1.



FIRST ORDER HIGH PASS FILTER

There is lagging phase shift in addition to the op amp's phase shift, so phase reversal can occur when loop gain is less than 1.





OSCILLATORS



FUNCTION GENERATOR

This function generator produces a square wave at V_A , and a triangle wave at V_B . Due to the positive feedback in the 1st IC, V_A will go to one of the rails. If V_A is positive, then to get it to go negative, V_{in+} needs to be slightly negative.





CHARACTERISTICS OF THE IDEAL OP AMP

- The difference between the voltages at the inputs $(v_2 v_1)$ multiplied by the open-loop gain *A* yields the op amp output $A(v_2 v_1)$.
- The input impedance is infinite.
- The input current is zero.
- The output impedance is zero.
- The output current is whatever is required to maintain the output voltage.
- The output is in phase with the signal at the positive input.
- Infinite **common-mode rejection**, the rejection of identical signals at the + and inputs.
- The open-loop gain A is equal for all frequencies.
- The open-loop gain A is infinite.

GRAPHING TERMINOLOGY

With x being the horizontal axis and y the vertical, we have a graph of y versus x or y as a function of x. The x-axis represents the **independent variable** and the y-axis represents the **dependent variable**, so that when a graph is used to illustrate data, the data of regular interval (often this is time) is plotted on the x-axis and the corresponding data is dependent on those values and is plotted on the yaxis.

MILLER THEOREM

The circuit at left may be replaced by the circuit at right. (One of the resistances in the circuit at right will actually be negative).



For an admittance Y we have:



DECIBEL CONVERSION $G_{dB} = 20 \log_{10} G_{V/V}$ G_{dB} = Gain in decibels



DETERMINING IMPEDANCE

- TO FIND 1) Remove the input source.
- Z_{in}: 2) Leave the load connected.
 - Short other independent voltage sources; open other independent current sources.
 - If there are no dependent sources, the input impedance is determined by inspection, otherwise continue to step 5.
 - 5) Keep in mind that current could flow in the circuit. Either a) manipulate the circuit using resistance reflection rule to ground out the independent sources, b) apply a test source to the input, or c) use other Tricks (p.2) to redraw the circuit.
- TO FIND 1) Remove the load .
 - 2) Turn off the input source, but leave the source (resistance) connected.
 - 3) Short other independent voltage sources; open other independent current sources.
 - If there are no dependent sources, the output impedance is determined by inspection, otherwise continue to step 5.
 - 5) Keep in mind that current could flow in the circuit. Either a) manipulate the circuit using resistance reflection rule to ground out the independent sources, b) apply a test source to the output, or c) use other Tricks (p. 2) to redraw the circuit.

MISC.

Z_{out}:

Voltage across an inductor: $v_L(t) = L \frac{dt}{dt}$ Current in an inductor: $i_L(t) = \frac{1}{L} \int_0^t v \, d\tau + i(0)$

Voltage across a capacitor: $v_C(t) = \frac{1}{C} \int_0^t i \, d\tau + v(0)$

Current in a capacitor: $i_C(t) = C \frac{dv}{dt}$

EQUATIONS COMMON TO INDUCTOR & CAPACITOR CIRCUITS

Current: $i(t) = I_f + (I_o - I_f)e^{-t/\tau}$

Voltage: $v(t) = V_f + (V_o - V_f)e^{-t/\tau}$

Power:
$$p = I_o^2 R e^{-2t/\tau}$$

where I_0 is initial current [A] I_f is final current [A] t is time [s] τ is the time constant; $\tau = RC$ for capacitive circuits, $\tau = R/L$ for inductive circuits [s] V_0 is initial voltage [V] V_f is final voltage [V] p is power [W] R is resistance [Ω]